In this week's Whiteboard Wednesdays video, Nick Heaton, Distinguished Engineer, Cadence, describes the verification challenges for SoCs when integrating PCI Express subsystem IP. www.youtube.com/watch![]()
↧