How to Verify Performance of Complex Interconnect-Based Designs?

With more and more SoCs employing sophisticated interconnect IPs to link multiple processor cores, caches, memories, and dozens of other IP functions, the designs are enabling a new generation of...

[[ Click on the title to access the full blog on the Cadence Community site. ]]