In this week's Whiteboard Wednesdays video, IP Architect Gopi Krishnamurthy explains the lane margining requirements of the PCI Express 4.0 specification. This spec standardized the previously ad hoc approaches to measuring lane performance in the face of crosstalk, reflection, and jitter caused by process, voltage, and temperature variations. (Please visit the site to view this video)![]()
![]()
↧