At IEDM in December, one of the papers in the very last session (a sneaky trick to get us all to stay) was TSMC announcing their 5nm process. The paper actually had the cumbersome title 5nm CMOS...
[[ Click on the title to access the full blog on the Cadence Community site. ]]
[[ Click on the title to access the full blog on the Cadence Community site. ]]