Clik here to view.
Signal Integrity Methodology for Multi-Gigabit Serial Link Interfaces (1 of 7)
As data rates for serial link interfaces such as PCI Express ® (PCIe ® ) Gen 4 move into the double-digit gigabit transfer rates, device modeling, interconnect modeling, and analysis methodologies must...
View ArticleClik here to view.
SI Methodology for Multi-Gigabit Serial Link Interfaces (2 of 7)
Let’s assume that we are working on a PCI Express Gen 4 serial link, running at 16Gbps. Let’s also assume that we were able to obtain models for the AC coupling caps, packages, and connectors from your...
View ArticleClik here to view.
What's For Breakfast? Video Preview October 30th to November 3rd 2017
(Please visit the site to view this video) Coming from the Cadence booth at Arm TechCon (camera Sean) Monday: Andrew Kahng on The Last Scaling Levers Tuesday: Rob Rutenbar is the Recipient of This...
View ArticleClik here to view.
Decoding Formal Club: Arm and Arteris
At the latest meeting of the Decoding Formal Club, organized by Oski and sponsored by Cadence, the agenda promised three things: Lessons Learnt from a Deployment of Sign-Off Formal on a...
View ArticleClik here to view.
Arm's Security Manifesto
Koff koff koff sniffle snort. Wheeze. Achoo! —yours truly I am writing to you today from the comfort of my living room sofa, deciding not to spread my germs to the rest of my colleagues, but I worry...
View ArticleClik here to view.
Andrew Kahng on the Last Semiconductor Scaling Levers
It's going to be academic week here on Breakfast Bytes. There is an anniversary coming up, the Kaufman award was announced recently, the Cadence Academic Network is having a birthday, and then there is...
View ArticleClik here to view.
Cadence and Arm Announce Early Access to Xcelium Parallel Logic Simulators on...
On October 24, Cadence and Arm announced early access to the Xcelium Parallel Logic Simulation on Arm-based servers. It was demonstrated running on Cavium ThunderX2 and Qualcomm Centriq servers at the...
View ArticleClik here to view.
Simplifying the Memory Design Process
On today’s SOC designs, the memory control logics and memory arrays take up a lot of real estate in terms of area and as a part of the larger system since it mostly determines the performance of the...
View ArticleClik here to view.
The Buck Stops Here: Arm's Security Manifesto, Pt. II
“At Arm, we … believe that standards and government regulations generally describe yesterday, and … we need to describe tomorrow.” —Simon Segars, CEO, Arm At the Arm ® TechCon last week, the theme of...
View ArticleClik here to view.
October 2017 Breakfast Buffet
(Please visit the site to view this video) Coming from the roof of Cadence building 10 (camera Sean) CDNLive Taiwan Automotive Panel The Rise of the China IC Industry Linley Gwennap on the...
View ArticleClik here to view.
Rob Rutenbar Is Recipient of 2017 Kaufman Award
This year's recipient of the Kaufman Award is Rob Rutenbar. He has a big connection to Cadence, since he was the founder of Neolinear, which we acquired in 2004. But there is a backstory of how Rob...
View ArticleClik here to view.
Whiteboard Wednesdays - Understanding ISO 26262 Implications for Automotive...
In this week's Whiteboard Wednesday, Anne Hughes explains the considerations for designs targeted at automotive applications and the impact of functional safety requirements on that process. (Please...
View ArticleClik here to view.
Cadence Academic Network Is Ten Years Old
Yes, it's true, the Cadence Academic Network is having its tenth anniversary. The program is run by Patrick Haspel, who is now based in San Jose. However, he is from Mannheim in Germany, and when it...
View ArticleClik here to view.
You Have to Learn to Pace Yourself… Pressure…
I've been on a Billy Joel kick of late, and this song is apropos to this post, too! (Please visit the site to view this video) Okay, now that I have given you a nice ear worm, we'll go on with today's...
View ArticleClik here to view.
What's For Breakfast? Video Preview November 6th to 10th 2017
(Please visit the site to view this video) < Coming from the Cadence building 10 lobby (camera Sean) Monday: Embargoed release Tuesday: October Revolution Wednesday: Simon Segars: It's the Security...
View ArticleClik here to view.
CHIP: College Hire and Internship Program
For some time, Cadence had an informal internship program: if managers wanted to hire an intern, then they could. But it was not formalized and it wasn't very consistent. As the Cadence Academic...
View ArticleClik here to view.
The Book That Changed Everything
Academics have had a big influence on semiconductor design and design automation. I wrote earlier this week about Rob Rutenbar, the recipient of this year's Kaufman award, an academic as well as the...
View ArticleClik here to view.
Virtuosity: All New XStream In - The Translation Expressway
I took a little extra care dressing up that Monday... My 4-year-old dream had come true and that needed some celebration. All dressed up and simply forgetting the Monday blues I have been suffering...
View ArticleClik here to view.
Art of Analog Design Part 7: Mismatch Tuning
In days of future past, we looked at DC mismatch analysis and compared it to Monte Carlo analysis for analyzing the effect of device mismatch on the offset voltage of a differential amplifier. We found...
View ArticleClik here to view.
Tensilica Can Improve Your Image
Why is image processing so important? To a first order approximation, all data is vision and video. Of course, things like GPS systems generate data too, but in terms of data volume the amount of data...
View Article