Clik here to view.
What's Happening at This Year's Jasper User Group Conference?
It’s almost time for the Jasper User Group Conference, Cadence’s annual gathering about all things formal. This year’s conference is scheduled for October 7 and 8 in the Building 10 auditorium at...
View ArticleClik here to view.
Whiteboard Wednesdays—Meeting Automotive Memory and I/O Bandwidth Challenges
In this week's Whiteboard Wednesdays video, Charles Qi continues his discussion focused on technologies for the automotive industry. This week's topic highlights Cadence high-performance memory and...
View ArticleClik here to view.
TSMC OIP Ecosystem Forum: Why Collaboration Helps the Semiconductor Industry...
While the Internet of Things (IoT), mobile, and automotive markets are fueling growth in the semiconductor industry, there are still formidable challenges for engineers to address. That’s why it will...
View ArticleClik here to view.
Ethernet Reaches into Ever More Application Spaces
I blog from time to time about what’s new in Ethernet. I have just returned from the latest 802.3 meeting in Florida. IEEE 802.3 is the forum that maintains and updates Ethernet standards. Here are...
View ArticleClik here to view.
TSMC OIP Ecosystem Forum: Tackling Coloring, Cell-Pin Access, and Variation...
At 10nm, design tasks that were once optional have become mandatory. Take coloring, for example—shrinking processes have required a transition from a route-driven implementation to a color-driven one....
View ArticleClik here to view.
Whiteboard Wednesdays—New Tensilica Vision P5 DSP
In this week's Whiteboard Wednesday video, Dennis Crespo highlights the performance and power features of the new Tensilica Vision P5 DSP architecture for mobile, automotive, and security applications....
View ArticleClik here to view.
The Parturition of Paul's Posts
Yes, it’s true. The Cadence gravitational field finally pulled me back and I am now blogging here at Cadence.com. I’m being thrown in at the deep end since Cadence has a big announcement with imec (see...
View ArticleClik here to view.
Cadence and imec Announce World's First 5nm Tapeout
7nm is already passé it seems! Today Cadence and imec announced the tapeout of the first 5nm test chip. Actually it is two chips. These use a combination of extreme ultra-violet (EUV) along with...
View ArticleClik here to view.
Q&A: Drones, Robots, and the New Tensilica Imaging/Vision DSP
Image and vision processing require a tremendous amount of processing power, not to mention a large amount of memory bandwidth. And when you consider the mobile and wearable devices that utilize these...
View ArticleClik here to view.
USB Developer Days – Turning Specifications into Applications
Each time I start working on an introductory paragraph for a new USB blog entry, I think about how big this interface standard has grown to be, and each time I’m amazed. Do you know that nowadays the...
View ArticleClik here to view.
Jasper: the Gold Standard for Formal Verification
It was the Jasper User Group JUG this week. I first went to JUG several years ago when Jasper Design Automation was still an independent company and JUG was held in Cupertino. It was clear to me then...
View ArticleClik here to view.
Broadcom Design and Verification Engineer: "My First 100 Days in Formal Land"
Jasper User Group 2015, held Oct. 7-8 at Cadence’s San Jose headquarters, brought together top formal verification experts and enthusiasts to share best practices and lessons learned. One such...
View ArticleClik here to view.
Weekly News, October 9th, 2015
TSMC and Samsung Both in iPhone 6s It emerged that for the Apple iPhone 6s and 6s+, Apple decided to take a dual-source foundry approach with both Samsung and TSMC building the A9 application processor...
View ArticleClik here to view.
Thanks for the Memory: How MemCon Got Started
It is MemCon on Tuesday. I talked to David Lin to find out how it all started. He was employee #3 at Denali, the first non-engineer. He started as an AE and ended up as VP marketing. Denali was founded...
View ArticleClik here to view.
Q&A: Software Architect Zhuo Li on Exoplanets, Cybersecurity, and Other...
Zhuo Li is a software architect who works on Cadence’s advanced digital implementation flow, namely the Innovus Implementation System and the Genus Synthesis Solution. A recipient of the IEEE Council...
View ArticleClik here to view.
Batterygate, the Scandal that Isn't
If you think power isn’t important then you must have been living under a rock for the last decade. But you could try asking Tim Cook, the CEO of Apple, too. You have probably heard by now, since you...
View ArticleClik here to view.
Cadence Ports LPDDR4/DDR4 Combo PHY to TSMC 28HPC to Serve Rapid Adoption in...
Rapid consumer product revolution continues to be enabled by semiconductor technology innovation. Driven by Moore’s Law, memory capacity increases, memory access rates, and single chip integration...
View ArticleClik here to view.
What's Good About Allegro PCB Editor Symbol Editor? 16.6 Has a Couple of New...
The Allegro PCB Editor release has a few new capabilities related to symbol pins. The Symbol Editor has been enhanced with a new utility designed to automatically renumber pins based on positional...
View ArticleClik here to view.
Whiteboard Wednesdays—Automotive IP Subsystems
In this week's Whiteboard Wednesdays video, Charles Qi takes a closer look at IP subsystems and how they can be used to build automotive applications. (Please visit the site to view this video)
View ArticleClik here to view.
Rules for Radicals: Practical Advice for Adopting Formal
This year's Jasper User Group conference finished up with a dose of realism in a panel session focused on the practicalities of bringing formal techniques into large companies with established flows....
View Article