Clik here to view.
Chips and Technologies: The First Fabless Company
As part of writing Fabless: the Transformation of the Semiconductor Industry a couple of years ago, I wanted to cover Chips and Technologies, which I believed was the first fabless semiconductor...
View ArticleClik here to view.
Hello, My Name Is Anna. Can I Help You?
Chatbots are annoyingly familiar to anyone who has shopped online. The distracting little box on the bottom right of your screen saying chirpily, “Hello! My name is Anna. Can I help you?”. What I find...
View ArticleClik here to view.
November Breakfast Buffet
https://youtu.be/paqvuLll4pM Coming from the rain on the roof of Cadence building 10 (camera Sean) Rob Rutenbar Is Recipient of 2017 Kaufman Award Social Engineering Jasper User Group 2017 The...
View ArticleClik here to view.
Check Again: Cadence Announces Release of the First PCIe 5.0 VIP—With...
On November 28, 2017, Cadence announced the release of the first available PCIe® 5.0 Verification IP. This new VIP gives designers access to Cadence’s TripleCheck technology—which gives designers a...
View ArticleClik here to view.
Triple Beat Analysis: What, Why & How?
It isn’t breaking news that RF receiver designs are growing in complexity, making simulations long and challenging. If you were to measure the cross-modulation in the transmit/receive path for cases...
View ArticleClik here to view.
Jasper User Group: How to Be a Formal Verification Lead
Recently, it was the 10th annual Jasper User Group meeting (see my earlier post Jasper User Group 2017 for more background, and a summary of the two "best" papers presented). There were also two...
View ArticleClik here to view.
A Cadence Carol, Stave I, Part II
This is a continuation of A Cadence Carol... before reading this post, be sure to have read Part I . * * * * * * * Now it is a fact that there was nothing at all particular about the security camera...
View ArticleClik here to view.
Silexica: Mastering Multicore
Since the invention of the microprocessor, it was a dream that it would be possible to build a really powerful computer by taking a lot of cheap simple computers and putting them together. This was...
View ArticleClik here to view.
Perspec System Verifier is #1 in Portable Stimulus in Deepchip 2017 EDA User...
It’s now official: Perspec System Verifier is rated the #1 product in the #1 category of Portable Stimulus, according to the 2017 EDA User Survey published on Deepchip.com . There were 33 user...
View ArticleClik here to view.
Virtuosity: Using the Expression Builder to Plot across All Corners and Points
The Expression Builder has simplified writing complex expressions and has the ability to plot or evaluate particular points and corners. But we wanted it to do more, recently we added the ability to...
View ArticleClik here to view.
Perspec System Verifier is #1 in Portable Stimulus in 2017 User Survey
It’s now official: Perspec System Verifier is rated the #1 product in the #1 category of Portable Stimulus, according to the 2017 EDA User Survey published on Deepchip.com . There were 33 user...
View ArticleClik here to view.
Formal Verification Sign-Off...and the First Text Message
Recently, it was the 10th annual Jasper User Group meeting (see my earlier post Jasper User Group 2017 for more background and a summary of the two best papers presented, at least as judged by the...
View ArticleClik here to view.
Book Your CES Meetings Now!
Want to see the exciting technology that is behind some of the biggest innovations at CES? Book a meeting now to visit the Cadence invitation-only suites at CES 2018, January 9-12, South Hall 2, Suite...
View ArticleClik here to view.
A Cadence Carol, Stave II, Part I: The First of the Three Spirits
This is a continuation of A Cadence Carol... before reading this post, be sure to have read Stave I: Moore's Law's Ghost, Part I and Part II ! * * * * * * * When Ben Easer awoke, it was so dark that he...
View ArticleClik here to view.
Virtuosity: CDNLive India—Our Window to KYC!
In line with the recently-implemented mandate in India requiring banks and financial institutions to regularly run “Know Your Customer (KYC)” cycles, CDNLive India has become a reliable event for the...
View ArticleClik here to view.
Supercomputers
HPC, or high-performance computing, is one of the big focus areas for semiconductors (along with mobile, automotive and IoT). The highest performance computing of all are the supercomputers. Whereas...
View ArticleClik here to view.
Virtuosity: Can I Plot Signals with Different Axis Units in the Same Window?
Have you been frustrated trying to drag signals around in Virtuoso ® Visualization and Analysis only to see this icon telling you that you can't drag the signal there? You can right-click on the axis...
View ArticleClik here to view.
What's For Breakfast? Video Preview December 11th to 15th 2017
https://youtu.be/Ar98HS9Dnow Coming from Union Square, San Francisco (camera Carey Guo) Monday: COTS: Standard Products in US Government Electronics Tuesday: RISC-V Workshop, Milpitas Wednesday:...
View ArticleClik here to view.
Whiteboard Wednesdays - The Simplest Neural Network Explanation Ever - Part 2
In this week's Whiteboard Wednesday, Tom Hackett continues his explanation of neural network basics using an Excel spreadsheet as a learning vehicle. You can download the spreadsheet here:...
View ArticleClik here to view.
3 methods to accelerate yield ramp-up: measure test chip coverage, get early...
How important is it for your advanced node products to get early silicon learning? How are your test chips compared to real products? Some answers are provided below in short summary from the...
View Article