Clik here to view.
Jürgen Went From Mobile to Automotive—What Did He Find?
After ARM on the first day, the keynote on the second day of DVCon was by NXP. For semiconductor, automotive is still much smaller than mobile, but it is growing fast. It is growing not so much because...
View ArticleClik here to view.
Learning Advanced Flex and Rigid-Flex Design Support in Allegro 17.2-2016
Allegro PCB Editor now offers Rigid-Flex applications where it’s common to have different fabrics across the final PCB product. The new functionality offers integrating more technology into less...
View ArticleClik here to view.
Why SerDes Signaling Is Trending Towards PAM Encoded Signals
What’s the difference between NRZ, PAM-3 and PAM-4? Here are three graphs that clearly show you the differences: Graph 1: NRZ, waveform, eye diagram Graph 2: PAM-3, waveform, eye diagram Graph 3:...
View ArticleClik here to view.
JasperGold: Thoroughbred Performance
At the largest gathering of formal verification (FV) engineers in the world, also known as the Jasper User Group, Ziyad Hanna gave the final presentation. Since this was on future developments in the...
View ArticleClik here to view.
What's For Breakfast? Video Preview November 21st to 25th
(Please visit the site to view this video) Monday: The Academic Panel: the Academics Go First Tuesday: The Academic Panel: the Cadence execs respond Wednesday: Audience Q&A Thursday: You'll have to...
View ArticleClik here to view.
RISC-V 5th Workshop Preview
The 5th RISC-V workshop is coming up on November 29 and 30 on the Google Quad campus (468 Ellis Street, Mountain View, CA). RISC-V is pronounced "risk five", so perhaps we should just call it the Vth...
View ArticleClik here to view.
Why Move Up to Allegro 17.2-2016? Via Structures - The Next Generation High...
Via transitions are very common for signals. And in high speed frequencies, these via transitions can be a major contributor to signal degradation in PCB interconnects. High speed channels require...
View ArticleClik here to view.
A Personal History of Functional Verification
In my most recent blog post , I summarized some of the key points from an October presentation at DVClub Silicon Valley by Dave Brownell from Analog Devices. As part of his introductory section on the...
View ArticleClik here to view.
The Future of EDA: The View from Academia
There was a recent panel discussion at Cadence on the future of EDA. Of course the E in EDA stands for electronics, but that's far too boring in the IoT era, so everyone called it the "cyber-physical"...
View ArticleClik here to view.
Future of EDA: Industry...Well, Cadence...Weighs In
There was a recent panel discussion at Cadence on the future of EDA. If you didn't see it, then read yesterday's post first, which introduces everyone and has the view from academia: The Future of EDA:...
View ArticleClik here to view.
Future of EDA: The Q & A
There was a recent panel discussion at Cadence on the future of EDA. The panelists all got to have their say first. You can read about that in the last two days' blog posts: The Future of EDA: The View...
View ArticleClik here to view.
Learning Advanced Flex and Rigid-Flex Design Support in Allegro 17.2-2016
Allegro PCB Editor now offers Rigid-Flex applications where it’s common to have different fabrics across the final PCB product. The new functionality offers integrating more technology into less...
View ArticleClik here to view.
Virtuoso Video Diary: ADE Explorer Setup - Save Now and Reuse Later!
Have you ever come across a situation where you have a test setup in ADE Explorer and you need to create similar setups with slight variations and then save them in different cellviews? Before starting...
View ArticleClik here to view.
Happy Thanksgiving. Do You Have Toenailitis?
It’s Thanksgiving! Happy Thanksgiving if you are reading this on the day. Cadence is closed, of course. But here is a post anyway. This has nothing to do with EDA or the semiconductor ecosystem or even...
View ArticleClik here to view.
What's For Breakfast? Video Preview November 28th to December 2nd
(Please visit the site to view this video) Monday: My preview of IEDM which includes 7nm from TSMC and from GF/Samsung/IBM Tuesday: The portable stimulus standard (PSS), which Cadence is deeply...
View ArticleClik here to view.
IEDM in December—7nm Announcements
Soon it is the International Electron Devices Meeting. It takes place in San Francisco Hilton Union Square (which is actually not in Union Square but on O'Farrell Street a couple of blocks away). It is...
View ArticleClik here to view.
Portable Stimulus Standard
There is an Accellera working group that is developing a portable stimulus standard. Like any Accellera group, it contains vendors and users so that both communities are represented.The working group...
View ArticleClik here to view.
Whiteboard Wednesdays - Bluetooth 5: Making Mobile Connectivity Seamless in...
Tired of struggling with pairing your Bluetooth devices and getting them to work with each other? In this week’s Whiteboard Wednesdays video, Scott Jacobson explains how Bluetooth 5 does away with this...
View ArticleClik here to view.
Protium: FPGA Prototyping the Cadence Way
I attended a recent workshop on Protium titled Accelerating Embedded Software Development: Protium—Ease of Use in FPGA-Based Prototyping . By the way, Protium really is a word, used in chemistry and...
View ArticleClik here to view.
Creating Code from Tables
Some things are best described with tables—each column shows the values for one category, and each row encapsulates one given set of values for all categories. This blog describes how to use tables in...
View Article