Clik here to view.
ENNS 2017: Deep Learning, the New Moore's Law
One of the hottest areas in systems right now is deep learning: neural networks, machine learning, machine vision, convolutional neural networks. There are, obviously, differences between these,...
View ArticleClik here to view.
Frank Chen of a16z on 16 Things About Autonomous Vehicles
In a recent a16z presentation, Frank Chen, a partner at Andreessen-Horowitz, says that everything that moves will eventually go autonomous. To be honest, a lot of that was clear at CES recently, where...
View ArticleClik here to view.
SPIE Advanced Lithography Conference
SPIE is the international society for optics and photonics, with the purpose of “advancing an interdisciplinary approach to the science and application of light”. What everyone calls "spie", however,...
View ArticleClik here to view.
What's For Breakfast? Video Preview January 30th to February 3rd 2017
(Please visit the site to view this video) Coming from Kaufman Award Dinner Monday: The Kaufman Award Dinner honors Andrzej Strojwas Tuesday: Embargoed announcement Wednesday: Formal Verification Book...
View ArticleClik here to view.
Andrzej Strojvas Receives the 2016 Kaufman Award
Last night was the annual Kaufman Award dinner to present the award to this year's honoree, who is Andrzej Strojvas. I say "this year" but in fact this was the 2016 Kaufman Award. The dinner is usually...
View ArticleClik here to view.
Virtuoso Video Diary: Is It That Easy to Edit in the Virtuoso Schematic Editor?
Creating a neat and organized schematic is extremely important, and often requires a great deal of forward planning and effort. Placing, aligning, and distributing objects can be time-consuming, if...
View ArticleClik here to view.
ENIAC, EDSAC and Colossus... and the Difference Engine
There are lots of claims to be the first computer, depending on your definition of "computer". Babbage's difference engine was clearly a computer of sorts, although not electronic. His analytical...
View ArticleClik here to view.
Whiteboard Wednesdays - Evolution of Ethernet: Not Your Grandfather's Ethernet
In this week's Whiteboard Wednesdays, Scott Jacobson wraps up his three-part series on Ethernet by focusing on what Ethernet is like today, and how it has expanded into applications like automotive and...
View ArticleClik here to view.
The Book for Practicing Formal Verification Engineers
At the no-longer-so-recent Jasper User Group JUG last year, the keynote was by Erik Seligman. He is one of three authors, along with Tom Schubert and the very nautically named MV Achutha Kiran Kumar...
View ArticleClik here to view.
The ASML Standard Node
One of the first posts I wrote here at Breakfast Bytes was Where Does 5 Really Mean 30? about process node naming. One company that is heavily involved with process nodes is ASML, and they have...
View ArticleClik here to view.
IEEE Std 1647™ 2016 - e Language - New Standard Publication
Congratulations to the IEEE-1647 e Functional Verification Language Working Group ( e WG) In the beginning of 2017, the IEEE-1647 e WG issued for publication IEEE Std 1647™ 2016, IEEE Standard for the...
View ArticleClik here to view.
How Your PCB Design Team Can Become Your Dream Team for Power Integrity
Cadence’s Sigrity team speaks to a lot of power integrity tool users. Experts in both DC analysis and AC analysis are constantly collaborating with us. A couple of years ago, a group of engineers from...
View ArticleClik here to view.
What's For Breakfast? Video Preview February 6th to 10th 2017
(Please visit the site to view this video) Coming from Design Con 2017 Monday: He Who Goes First...Loses Tuesday: He Who Goes First Loses, EDA Edition Wednesday: TSMC Automotive Strategy Thursday: Book...
View ArticleClik here to view.
Preview of an Exciting DVCon
In the overall world of EDA, the Design Automation Conference ( DAC ) is the biggest annual event for the industry. Nothing against DAC, but if you’re involved in functional verification as I am, the...
View ArticleClik here to view.
Handling Variability in the Modern Design Cycle
Igor Keller gave an internal presentation on Handling Variability in the Modern Design Cycle last week. He is one of the key architects for the Tempus timing engine. However, since his presentation was...
View ArticleClik here to view.
He Who Goes First...Loses
There is a saying, of course, that he who goes first wins. And sometimes, and in some ways, that is true. But not always, and especially not always in the long run. Forlorn Hope The most obvious...
View ArticleClik here to view.
He Who Goes First Loses, EDA Edition
Yesterday I wrote a post He Who Goes First...Loses about how being first isn't always a good thing. Either in the short term, being first is a negative, or there is a short-term positive but longer...
View ArticleClik here to view.
Whiteboard Wednesdays - Simplify UVM Scoreboarding with Cadence VIP
In this week's Whiteboard Wednesdays video, principal AE Matt Diehl explains how predefined callback functions in the Cadence VIP agents enable error injection, print logging, event triggering, and...
View ArticleClik here to view.
What's For Breakfast? Video Preview February 13th to 17th 2017
(Please visit the site to view this video) Coming from Cadence security camera Monday: Embedded Neural Network Seminar Summary Tuesday: Jeff Bier, When All Devices Can See Wednesday: Kunle Olukotun,...
View ArticleClik here to view.
Tom Quan on TSMC's Automotive Strategy
Tom Quan recently came to Cadence to talk about TSMC's automotive strategy. Tom and I go back a long way since fifteen years ago, when I was running the custom IC group. I hired him into Cadence to...
View Article